Think Silicon Showcases First Low-Power 3D RISC-V GPU at Embedded World 2022

Think Silicon presents the company’s first RISC-V 3D GPU design presentation at Embedded World 2022. The conference, held in Nuremberg, Germany, is a trade show where companies showcase their “embedded systems technologies and their distributed intelligence”.

RISC-V 3D GPU Design Appears at Embedded World 2022 by Think Silicon

Think Silicon introduced the company’s new NEOX G-Series and A-Series, the company’s first RISC-V-based low-power GPUs. In the press release for Think Silicon’s demonstration at this year’s Embedded World, the company explains:

EVGA Ends GeForce RTX 30 Graphics Card Queue System as GPU Market Normalizes

NEOX| The G (graphics) and A (deep learning accelerator) series IPs represent a new era of smart GPU architectures with programmable compute shaders running on a real-time operating system (RTOS) and supported by lightweight graphics and machine learning frameworks. The new offering serves as a GPU platform to be implemented in 32-bit SoCs, addressing a myriad of applications including next-generation smartwatches, augmented reality (AR) glasses, video for surveillance and entertainment , and smart displays for points of sale. sales terminals/point of interaction. Users can easily customize the heavily multithreaded system for graphics, machine learning, vision/video processing, and general-purpose computing workloads through configurable programming libraries using the same hardware blocks. NEOX IP pre-evaluation systems are available for customer testing, and Think Silicon will demonstrate 3D/2D graphics and machine learning applications at Embedded World.

Source: Think Silicon

On Think Silicon’s NEOX RISC-V GPU IP product page, the company gives more details about the new architecture:

NEOX is a multi-core, parallel multi-threaded GPU architecture based on the RISC-V RV64C ISA instruction set with adaptive NoC. The number of cores ranges from 4 to 64, organized into 1 to 16 cluster elements, each configured for cache sizes and thread count. Depending on the cluster/core configuration, NEOX calculates power ranges from 12.8 to 409.6 GFLOPS at 800 MHz with support for FP16, FP32 and possibly FP64 and SIMD instructions.

Michael Larabel of the Linux Phoronix website details a previous community-based GPU design, the “Libre RISC-V”, which would have the same essentials through a system-on-chip design as Think Silicon. The project is still in development and not as close as Think Silicon’s current plans. Larabel states that Libre RISC-V will use OpenPOWER ISA, “a reduced instruction set computer (RISC) instruction set architecture (ISA) currently being developed by the OpenPOWER Foundation”, which is currently overseen by IBM. The project was originally developed by IBM and the now defunct Power.org industry group.

Sources of information: Phoronix, Think Silicon, Wikipedia, ,